May 15, 2015 - Dr. Guojie Luo received research funding entitled "Feature Extraction and Delay Prediction of Pre-layout FPGA Netlist" from Capital Microelectronics.